

Generation of Hardware Emulation Platform for Multi-FPGA Based NoC

Zhiwei GE¹, Junyan TAN², Virginie FRESSE², Frédéric ROUSSEAU³, Suying YAO¹
¹ASIC Design Center, Tianjin University, ²Laboratoire Hubert Curien, Université Jean Monnet, ³TIMA Laboratory


Background

Multi-FPGA based emulation platform for NoC (Network-on-Chip) gives a solution to the resource limitation of single FPGA based emulation platform. The generic design flow is needed to generate the emulation architecture for multi-FPGA based NoC.

Objective

We propose a design flow that generates multi-FPGA based NoC. With the routing IP library for multi-FPGA based 3D NoC, the platform specification, the data transfer specification and emulation blocks, the generation tools can automatically generates a hardware emulation platform for multi-FPGA based NoC.


Architecture of the multi-FPGA based



S: Source Node D: Destination Node C: Current Node
 Z_N : the index of the FPGA that node N belongs to
 N_{MD} : Multi-dimension Node


GUI of the generation tools

(developed with python)



<http://tima-sls.imag.fr/www/research/nocgen>

Design flow



Features of multi-FPGA based NoC

- Routing algorithm
 - Support various routing algorithm, such as XYZ, NLM_MD, WFM_MD, NFM_MD in multi-dimension
- Data transfer
 - One source, one destination
 - Multi-source, one destination
 - One source, multi-destination
 - Multi-source, multi-destination
- GALS (each FPGA has its own frequency)
 - With the globally asynchronous locally synchronous technique can get the latency info for each clock domain